A Design of Low-Power 10-bit 1-MS/s Asynchronous SAR ADC for DSRC Application
نویسندگان
چکیده
منابع مشابه
A 2.5 V 10 bit SAR ADC
Presented here is a lObit SAR ADC working over a wide supply range of 5.W to 2.W. The circuit is built in a CMOS process with Metal-Poly capacitors. Issues related to low voltage sampling circuitry design and low voltage high speed comparator design are discussed. Silicon evaluation results are presented.
متن کاملdesign of an analog ram (aram)chip with 10-bit resolution and low-power for signal processing in 0/5m cmos process
برای پردازش سیگنال آنالوگ در شبکه های عصبی ، معمولا نیاز به یک واحد حافظه آنالوگ احساس میشود که بدون احتیاج به a/d وd/a بتواند بطور قابل انعطاف و مطمئن اطلاعات آنالوگ را در خود ذخیره کند. این واحد حافظه باید دارای دقت کافی ، سرعت بالا ، توان تلفاتی کم و سایز کوچک باشد و همچنین اطلاعات را برای زمان کافی در خود نگهدارد. برای پیاده سازی سیستمی که همه این قابلیتها را در خود داشته باشد، کوشش...
15 صفحه اولA Low-Power, Small-Size 10-Bit Successive-Approximation ADC
A new Successive-Approximation ADC (Analog-toDigital Converter) was designed which not only consumes little power, but also requires a small chip area. To achieve those goals, both comparator and internal DAC (Digital-to-Analog Converter) have been improved. The ADC was designed in a 1.2 μm CMOS double-poly double-metal n-well process. It performs 10-bit conversion with 67 dB SFDR. Power consum...
متن کاملA sub-1 Volt 10-bit supply boosted SAR ADC design in standard CMOS
This paper presents a new very low-power, low-voltage successive approximation analog to digital converter (SAR ADC) design based on supply boosting technique. The supply boosting technique (SBT) and supply boosted (SB) circuits including level shifter, comparator, and supporting electronics are described. Supply boosting provides wide input common mode range and sub-1 Volt operation for the ci...
متن کاملA design methodology for SAR ADC optimal redundancy bit
This paper presents a design method of SAR ADC (Successive Approximation Register Analog-to-Digital Converter ADC) utilizing redundancy bits. In general, binary search algorithm is used as a conventional SAR ADC operation algorithm. It’s possible to realize a high-speed SAR ADC by using non-binary search algorithm which is realized by adding redundancy bits. However, the A/D conversion time var...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Electronics
سال: 2020
ISSN: 2079-9292
DOI: 10.3390/electronics9071100